CMOS Circuit Design, Layout, and Simulation

R. Jacob Baker, Harry W. Li and David E. Boyce
Department of Electrical Engineering
Microelectronics Research Center
The University of Idaho

IEEE Press Series on Microelectronic Systems Stuart K. Tewksbury, Series Editor

IEEE Circuits & Systems Society, Sponsor IEEE Solid-State Circuits Society, Sponsor






Figure 29.2 (a) A simple resistor string DAC and (b) use of a binary switch array to lower the output capacitance.

chip area required, power dissipation would then become the critical issue as current flows through the resistor string at all times.

Example 29.1

Design a 3-bit resistor string ladder using a binary switch array. Assume that $V_{REF} = 5$ V and that the maximum power dissipation of the converter is to be 5 mW (not including the power required by the digital logic). Determine the value of the analog voltage for each of the possible digital input codes.

The power dissipation will determine the current flowing through the resistor string by

$$I_{MAX} = \frac{5 \times 10^{-3} \text{ W}}{5 \text{ V}} = 1 \text{ mA}$$

Since a 3-bit converter will have eight resistors, the value of R is

$$R = \frac{1}{8} \cdot \frac{5 \text{ V}}{1 \text{ mA}} = 625 \Omega$$

The converter can be seen in Fig. 29.3. Examine the switch array if the input code is $D_2D_1D_0=100$ or 4_{10} . Since D_2 is high, the top switch will be closed and the lower switch, $\overline{D_2}$, will be open. In the row corresponding to D_1 , since $D_1=0$, both of the switches marked $\overline{D_1}$ will be closed and the other two will be open. The LSB controls the largest number of switches; therefore, since D_0 is low, all




Figure 29.3 A 3-bit resistor string DAC used in Ex. 29.1

the $\overline{D_0}$ switches will be closed and all the D_0 switches will be open. There should be only one path connecting a single tap on the resistor string to the output. This is bolded, with the resistor string tapped in the middle of the string. Therefore, $v_{out} = \frac{1}{2} V_{REF} = 2.5 \text{ V}$. The remaining outputs can be seen in Fig. 29.4.

| $D_2D_1D_0$ | v_{out} |
|-------------|-----------|
| 000 | 0 |
| 001 | 0.625 |
| 010 | 1.25 |
| 011 | 1.875 |
| 100 | 2.5 |
| 101 | 3.125 |
| 110 | 3.75 |
| 111 | 4.375 |
| | |

Figure 29.4 Output voltages generated from the 3-bit DAC in Ex. 29.1.

Mismatch Errors Related to the Resistor String DAC

The accuracy of the resistor string is obviously related to matching between the resistors, which ultimately determines the INL and DNL for the entire DAC. Suppose that the i-th resistor, R_i , has a mismatch error associated with it so that

$$R_i = R + \Delta R_i \tag{29.1}$$

where R is the ideal value of the resistor and ΔR_i is the mismatch error. Also suppose that the mismatches were symmetrical about the string so that the sum of all the mismatch terms were zero, or

$$\sum_{i=1}^{2N} R_i = 2^{N} R \qquad \sum_{i=1}^{2N} \Delta R_i = 0 \qquad R = R_{i \text{ ave}} \quad (29.2)$$

The value of the voltage at the tap associated with the i-th resistor should ideally be

$$V_{i,ideal} = \frac{(i)V_{REF}}{2^N}$$
, for $i = 0, 1, 2,, 2^N - 1$ (29.3)

However, including the mismatch, the actual value of the *i*-th voltage will be the sum of all the resistances up to and including resistor *i*, divided by the sum of all the resistances in the string. This can be represented by

$$V_{i} = V_{REF} \cdot \frac{\sum_{k=1}^{i} R_{k}}{\sum_{k=1}^{2^{N}} R_{k}} = V_{REF} \cdot \frac{\sum_{k=1}^{i} (R + \Delta R_{k})}{2^{N} R}$$
(29.4)

The denominator does not include any mismatch error since it was assumed that the mismatches sum to zero as defined in Eq. (29.2). Notice that there is no resistor, R_0 , corresponding to V_0 (see Fig. 29.2), and it is assumed that V_0 is ground. Equation (29.4) can be rewritten as

$$V_{i} = \frac{V_{REF}}{2^{N}R} \left[(i)R + \sum_{k=1}^{i} \Delta R_{k} \right] = \frac{(i)V_{REF}}{2^{N}} + \frac{V_{REF}}{2^{N}R} \sum_{k=1}^{i} \Delta R_{k}$$
 (29.5)

or finally, the value of the voltage at the i-th tap is

$$V_i = V_{i,ideal} + \frac{V_{REF}}{2^N} \cdot \sum_{k=1}^{i} \frac{\Delta R_k}{R}$$
 (29.6)

Equation (29.6) is not of much importance by itself, but it can be used to help determine the nonlinearity errors.

Integral Nonlinearity of the Resistor String DAC

Integral nonlinearity (INL) is defined as the difference between the actual and ideal switching points, or

$$INL = V_i - V_{i,ideal}$$
 $|AR_i| \leq R(29.7)$

and plugging in Eqs. (29.6) and (29.3) into (29.7) yields,

$$INL = \frac{V_{REF}}{2^N} \sum_{k=1}^{i} \frac{\Delta R_k}{R}$$
(29.8)

Equation (29.8) is a general expression for the INL for a given resistor, R_i , and requires that the mismatch of all the resistances used in the summation are known. However, this equation does not illuminate how to determine the worst-case or maximum INL for a resistor string.

Intuitively, one would think that the worst-case INL would occur at the top of the resistor string $(i=2^n)$ with all the ΔR_k 's at their maximum values. However, the previous derivation was performed with the assumption that the mismatches summed to zero. With this restriction, the maximum INL will occur at the midpoint of the string corresponding to $i=2^{n-1}$, corresponding to the case where the MSB was a one and all other bits were zero. Another condition that will ensure a worst-case scenario will be to consider the lower half resistors at their maximum positive mismatch value and upper half resistors at their maximum negative mismatch value, or vice versa.

If the resistors on a string were known to have 2 percent matching, then ΔR_{i} would be constrained to the bounds of

$$-0.02R \le \Delta R_k \le 0.02R \tag{29.9}$$

and the worst-case INL (again, % matching = 0.02) using Eq. (29.8) would be,

$$|INL|_{max} = \frac{V_{REF}}{2^{N}} \cdot \sum_{k=1}^{2^{N-1}} \frac{\Delta R_{k}}{R} = \frac{V_{REF}}{2^{N}} \cdot \frac{2^{N-1} \cdot \Delta R_{k}}{R} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text{ matching}) = 0.01 V_{REF} = \frac{1}{2} LSB \cdot 2^{N} \cdot (\% \text$$

which for INL < 0.5 LSB requires $1/2^N > (\%$ matching). For 2 percent matching the maximum number of bits, N, is then 5! For better than 0.2 % matching N = 9 bits.

Because the worst-case analysis was performed, the maximum INL occurs at the middle of the string. We can improve this specification on paper by using the "best-fit" approach to measuring INL. In this case, the reference line is simply shifted up slightly (refer to Ch. 28) so that it no longer passes through the end points, but instead minimizes the INL.

Example 29.2

Determine the effective number of bits for a resistor string DAC, which is assumed to be limited by the INL. The resistors are passive poly resistors with a known relative matching of 1 percent and $V_{BFF} = 5 \text{ V}$.

Using Eq. (29.10), the maximum INL will be

$$|INL|_{max} = 0.005 \cdot V_{REF} = 0.025 \text{ V}$$

Since we know that this maximum INL should be equal to ½ LSB in the worst case,

Vi Sand

| 3Kimer | < 1/2

$$\frac{1}{2}LSB = \frac{5}{2^{N+1}} = 0.025 \text{ V}$$

and solving for N yields

$$N = \log_2\left(\frac{5}{0.025}\right) - 1 = 6.64$$
 bits

This means that the resolution for a DAC containing a resistor string matched to within 1 percent will be, at most 6 bits.

Differential Nonlinearity of the Worst-Case Resistor String DAC

Resistor string matching is not as critical when determining the DNL. Remembering that the definition of DNL is simply the actual height of the stair-step in the DAC transfer curve minus the ideal step height, we can write this in terms of the voltages at the taps of adjacent resistors on the string. Using Eq. (29.5), we can express this as,

$$|V_{i} - V_{i-1}| = \left| \left[\frac{(i)V_{REF}}{2^{N}} + \frac{V_{REF}}{2^{N}} \cdot \sum_{k=1}^{i} \frac{\Delta R_{k}}{R} \right] - \left[\frac{(i-1)V_{REF}}{2^{N}} + \frac{V_{REF}}{2^{N}} \cdot \sum_{k=1}^{i-1} \frac{\Delta R_{k}}{R} \right] \right|$$

which can be simplified to

$$|V_i - V_{i-1}| = \left| \frac{V_{REF}}{2^N} \left(1 + \frac{\Delta R_i}{R} \right) \right| \tag{29.11}$$

The DNL can then be determined by subtracting the ideal step height from Eq. (29.11),

$$DNL_{i} = \left| \frac{V_{REF}}{2^{N}} \left(1 + \frac{\Delta R_{i}}{R} \right) - \frac{V_{REF}}{2^{N}} \right| = \left| \frac{V_{REF}}{2^{N}} \cdot \frac{\Delta R_{i}}{R} \right| \leq \frac{V_{LSB}}{2} (29.12)$$

and the maximum DNL will occur at the value of i for which ΔR is at its maximum value. If it is assumed once again that the resistors are matched to within 2 percent, the worst-case DNL will be

$$DNL_{max} = \left| 0.02 \cdot \frac{V_{REF}}{2^N} \right| = 0.02 LSB$$
 (29.13)

which is well below the $\frac{1}{2}$ LSB limit. The INL is obviously the limiting factor in determining the resolution of a resistor string DAC since its maximum value is 2^{N} times larger than the DNL.

Analysis of the mismatch associated with the current sources is similar to the resistor string analysis. It is assumed that each current source in Fig. 29.9 is

$$\sum_{k=1}^{N} \sum_{k=1}^{N} \sum_{k$$

where I is the ideal value of the current and ΔI_k is the error due to mismatch. If it is again assumed that the ΔI_k terms sum to zero and that one-half of the current sources contain the maximum positive mismatch, ΔI_{max} , and the other half contains the maximum negative mismatch, $-\Delta I_{max}$, (or vice versa), then the worst-case condition will occur at midscale with the actual output current being

$$I_{out} = \sum_{k=1}^{2^{N-1}} (I + \Delta I_k) = 2^{N-1} \cdot I + 2^{N-1} \cdot |\Delta I|_{max} = I_{out,ideal} + 2^{N-1} \cdot |\Delta I|_{max}$$
 (29.19)

Since the INL is simply the actual output current minus the ideal, the worst-case INL will be

$$|INL|_{max} = 2^{N-1} \cdot |\Delta I|_{max,INL}$$
 (29.20)

The term, $|\Delta I|_{max,INL}$ represents the maximum current source mismatch error that will keep the INL less than ½ LSB. Each current source represents the value of 1 LSB; therefore, ½ LSB is equal to 0.5 I. Since the maximum INL should correspond to the ½ LSB, equating Eq. (29.20) to ½ I results in the value for $|\Delta I|_{max,INL}$.

$$\left| \frac{\Delta I_{\text{max,INL}}}{I} \right| \leq 2^{-N} \quad \left| \Delta I \right|_{\text{max,INL}} = \frac{0.5I}{2^{N-1}} = \frac{I}{2^N}$$
 (29.21)

Equation (29.21) illustrates the difficulty of using this architecture at high resolutions. If the value of I is set to be 5 μ A, and the N is desired to be 12 bits, then the value of $\Delta I_{max,NML}$ becomes

$$|\Delta I|_{max,INL} = \frac{5 \times 10^{-6}}{2^{12}} = 1.221 \text{ nA!}$$
 (29.22)

which means that each of the $5\,\mu\text{A}$ current sources must lie between the bounds of,

4.99878
$$\mu A \le I_k \le 5.001221 \,\mu A$$
 (29.23)

to achieve a worst-case INL, which is within 1/2 LSB error.

The DNL is easily obtained since the step height in the transfer curve is equivalent to the value of the ideal current source, I. The maximum difference between any two adjacent values of output current will be simply the value of the single source, I_k , which contains the largest mismatch error for which the DNL will be less than $\frac{1}{2}$ LSB, $|\Delta I|_{mux,DNL}$:

$$I_{out(x)} - I_{out(x-1)} = I_k + |\Delta I|_{max,DNL}$$
 (29.24)

Therefore, the DNL is simply

$$|DNL|_{max} = I_k + |\Delta I|_{max,DNL} - I_k = |\Delta I|_{max,DNL}$$
 (29.25)

Equating the maximum DNL to the value of 1/2 LSB,

$$|\Delta I|_{max,DNL} = \frac{1}{2} LSB = \frac{1}{2} I$$
 (29.26)

Accuracy Issues for the Flash ADC

Accuracy is dependent on the matching of the resistor string and the input offset voltage of the comparators. From Sec. 26.1, we know that an ideal comparator should switch at the point at which the two inputs, ν_{+} and ν_{-} , are the same potential. However, the offset voltage V_{ar} , prohibits this from occurring as the comparator output switches state as follows:

$$v_{o} = 1$$
 when $v_{+} \ge v_{-} + V_{or}$ (29.41)
 $v_{o} = 0$ when $v_{+} < v_{-} + V_{or}$ (29.42)

The resistor string DAC was analyzed and presented in Sec. 29.1.2; the voltage on the i-th tap of the resistor string was found to be

$$V_i = V_{i,ideal} + \frac{V_{REF}}{2^N} \sum_{k=1}^{i} \frac{\Delta R_k}{R}$$
 (29.43)

where $V_{i,ideal}$ is the voltage at the *i*-th tap if all the resistors had an ideal value of R. The term, ΔR_{i} , is the value of the resistance error (difference from ideal) due to the mismatch. Note that for the resistor string DAC, the sum of the mismatch terms plays an important factor in the overall voltage at each tap.

The switching point for the i-th comparator, V_{mi} , then becomes

$$V_{sw,i} = V_i + V_{os,i} \qquad (29.44)$$

where $V_{ax,i}$ is the input referred offset voltage of the *i*-th comparator. The INL for the converter can then be described as

$$INL = V_{sw,i} - V_{sw,ideal} = V_{sw,i} - V_{i,ideal}$$
 (29.45)

which becomes

$$INL = \frac{V_{REF}}{2^N} \sum_{k=1}^{i} \frac{\Delta R_k}{R} + V_{os,i}$$
 (29.46)

The worst-case INL will occur at the middle of the string $(i = 2^{N-1})$ as described in Sec. 29.1.2 and Eq. (29.10). Including the offset voltage, the maximum INL will be

$$|INL|_{max} = \frac{V_{REF}}{2^{N}} \sum_{k=1}^{2^{N-1}} \frac{\Delta R_{k}}{R} + |V_{os,i}|_{max} = V_{REF} \cdot \frac{2^{N-1}}{2^{N}R} \cdot |\Delta R_{k}|_{max} + |V_{os,i}|_{max}$$
(29.47)

which can be rewritten as

$$|INL|_{max} = \frac{V_{REF}}{2} \cdot \left| \frac{\Delta R_k}{R} \right|_{max} + |V_{os,i}|_{max}$$
 (29.48)

Where it is assumed that the maximum positive mismatch occurs in all the resistors in the lower half of the string and the maximum negative mismatch occurs in the upper

half (or vice versa) and that the comparator at the *i*-th tap contains the maximum of voltage, $|V_{ox,i}|_{max}$. Notice that the offset contributes directly to the maximum value the INL. This explains another limitation to using Flash converters at high resolution. The offset voltage alone can make the INL greater than ½ LSB.

Example 29.11

If a 10-bit Flash converter is designed, determine the maximum offset voltage of the comparators which will make the INL less than $\frac{1}{2}$ LSB. Assume that the resistor string is perfectly matched and $V_{REF} = 5$ V.

Equation (29.48) requires that the offset voltage be equal to ½ LSB. Therefore,

$$|V_{os}|_{max} = \frac{5}{2^{11}} = 2.44 \text{ mV}$$

The DNL calculation for the Flash converter is also attained using the analysis first presented in Sec. 29.1.2. Using the definition of DNL,

$$DNL = V_{sw,i-1} - 1$$
 LSB (in volts) (29.49)

Plugging in Eq. (29.44),

$$DNL = V_i + V_{os,i} - V_{i-1} - V_{os,i-1} - 1 LSB$$
 (29.50)

which can be written by using Eq. (29.6) as

$$DNL = V_{i,ideal} - V_{i-1,ideal} + \frac{V_{REF}}{2^{N}} \cdot \frac{\Delta R_{i}}{R} + V_{os,i} - V_{os,i-1} - 1 LSB$$
 (29.51)

which becomes

$$DNL = \frac{V_{REF}}{2^N} \cdot \frac{\Delta R_i}{R} + V_{os,i} - V_{os,i-1}$$
 (29.52)

The maximum DNL will occur assuming ΔR_i is at its maximum, $V_{oz,i}$ is at its maximum positive value, and $V_{oz,i-1}$ is at its maximum negative voltage. Thus,

$$|DNL|_{max} = \frac{V_{REF}}{2^N} \cdot \left| \frac{\Delta R_i}{R} \right|_{max} + 2|V_{os}|_{max}$$
 (29.53)

which assumes that the maximum offset voltage in the positive and negative directions are symmetrical. Therefore, both resistor string matching and offset voltage affect the DNL of the converter.

| | | | ٤ |
|--|----|---|---|
| | | | τ |
| | | | |
| | | | |
| | | ÷ | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | N. | | |